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Daniel Bernet, Rüdiger Schwendemann, Lukas Stefanski, Marc Hiller
Karlsruhe Institute of Technology, Institute of Electrical Engineering (ETI), Germany
Corresponding author: Daniel Bernet, daniel.bernet@kit.edu
Abstract
The increasing share of power electronics in the conversion and distribution of electrical energy represents
a novel challenge for energy quality and supply stability. It is to be expected that high-frequency current
harmonics will increase significantly with the number of grid-connected power converters. To reduce the
associated disadvantages, this paper presents a 25-Level Cascaded H-Bridge Active Filter for mitigating
converter-induced current harmonics in the kilohertz range. Compared to conventional active filters, the
proposed use of a voltage-source active filter does not require high control bandwidth, tuning to specific
frequencies or measurement and tracking of high frequency currents. The highly integrated design on
printed circuit boards allows a high number of voltage levels and a high power density at small additional
effort and costs. A 12 kVA-demonstrator is used to mitigate the switching frequency current harmonics of a
grid-connected two-level converter, verifying the effectiveness of the active filter configuration.
1. Introduction
The current development trends of an increasing
importance of regenerative energy sources, energy
storage and electric mobility are likely to increase
the share of power electronics in the conversion and
distribution of electrical energy. These applications
use power converters that have a modulated, non-
sinusoidal output voltage and operate with control
loops of different bandwiths, causing current har-
monics over a wide frequency range. As a result,
a significant increase in the use of grid-connected
power converters can lead to harmonic instability
and possibly to an interruption of the power supply
through interaction with other grid equipment [1]. To
ensure stable grid operation and high voltage qual-
ity even under these conditions, more demanding
harmonic limits are discussed [2] and likely to be
introduced in future grid standards.
Grid-connected power converters in the low volt-
age range up to 1 kV typically operate at switching
frequencies between 2 kHz and 20 kHz. Due to their
limited harmonic performance, conventional passive
[3] or active filters [4] are commonly used to meet the
harmonic limits defined by applicable grid standards
















Fig. 1: Voltage-Source Cascaded H-Bridge Active Filter
for the mitigation of converter-induced harmonics
These filters allow the mitigation of voltage and cur-
rent harmonics, however the filter performance is
often subject to a limited frequency range or a fre-
quency dependent attenuation. The frequencies of
converter-induced current harmonics, which occur
at integer multiples of the carrier frequency, are typ-
ically higher than the frequencies that can be miti-
gated by commercially available active filters. For
example, the GRIDCON ACF by MASCHINENFABRIK
REINHAUSEN [7] allows the reduction of current har-
monics with frequencies up to 2550 Hz. Considering
more demanding harmonic limits of future grid stan-
dards, power converters would therefore require a
high passive filtering effort to ensure compliance
with the grid standards.
In order to overcome the aforementioned limited
frequency range of conventional active filters, this
work addresses the design and implementation of
a Voltage-Source Cascaded H-Bridge Active Filter
(VS-CHB-AF) according to Fig. 1. Unlike previous
works on voltage-source active filters (VS-AFs) for
passive loads [8–12], we introduced the integration
of a low-power VS-AF into high-power grid convert-
ers in [13, 14]. Thus, the implementation of a cou-
pled control scheme allows the active filter to miti-
gate the switching frequency current harmonics of
the power converter. In this contribution, the layout
and design of the VS-CHB-AF is carried out with
the aim of achieving a high power density and volt-
age quality. Experimental results using the designed
prototype show the mitigation of converter-induced
current harmonics and thus demonstrate the sig-
nificant potential as an alternative to conventional
active and passive filter configurations.
2. Converter Design
This section presents the design process of the VS-
CHB-AF. In a first step, the design requirements
resulting from the application as VS-AF are derived
in section 2.1. Based on these considerations, the
determination of the number of cells and the DC-link
capacitance is described in sections 2.2 and 2.3,
respectively. The resulting PCB-design is presented
in section 2.4, including a thermal analysis and the
structure of the signal processing system.
2.1. Design requirements
The configuration of the proposed VS-CHB-AF is
shown in Fig. 1. In comparison to widely used con-
ventional shunt active filters [15–19], the VS-CHB-
AF is connected to the power line without a coupling
impedance. As a result, the voltage drop across the
grid-side filter inductance and thus the grid current
ig = [ig;1 ig;2 ig;3]
T is determined by the active filter
output line-to-neutral voltage vaf = [vaf;1 vaf;2 vaf;3]T,
the grid line-to-neutral voltage vg = [vg;1 vg;2 vg;3]T



















T, the grid current con-
tains only current harmonics caused by the active
filter voltage. According to Kirchhoff’s Current Law
(KCL)
iaf = ipc − ig ; (2)
the active filter current iaf = [iaf;1 iaf;2 iaf;3]T includes
all harmonic components of the power converter
current ipc = [ipc;1 ipc;2 ipc;3]T which are not con-
tained in the grid current, even without identifying
individual harmonics. To achieve the mitigation of
the converter-induced current harmonics and a si-
nusoidal grid current, the harmonic content of the
active filter output voltage should therefore be as
small as possible. A further analysis of the operation
principle is not in the scope of this contribution and
can be found in [13] and [20].
At the same time, in order to achieve a high power
density and to allow the application in highly inte-
grated utilities, the VS-CHB-AF should be designed
with small dimensions. Therefore, the active filter
design is carried out using a single printed circuit
board (PCB) per phase-leg. The limited dimensions
of a PCB in turn result in limitations of the maximum
number of cells and DC-link capacitance, requiring
a reasonable trade-off between voltage quality and
power density.
2.2. Number of Cells
The ability of voltage-source active filters to mitigate
high-frequency harmonics is determinded by the
quality of their output voltage, as described in the
previous section. According to Fig. 2, the weighted




















Fig. 2: VS-CHB-AF output voltage WTHD as a function
of the number of cells for switching frequencies in
the range of fsw;af = 3 kHz : : : 60 kHz














Fig. 3: Required cell voltage VC as a function of the num-
ber of cells for use in the 400 V grid
total harmonic distortion (WTHD) and thus the har-
monic content of the VS-CHB-AF output voltage
decreases with increasing number of cells n at the
same switching frequency fsw;af . Considering the
reduced voltage stress of the power semiconduc-
tors, the achievable switching frequency increases
with the number of cells and thus allows a further
reduction of the voltage WTHD.
The required cell voltage of the VS-CHB-AF de-








where kc and kg are the coefficients for control and
grid reserve, respectively. In order to ensure high
dynamics and considering both the cell voltage de-
viation as well as the use of common mode volt-
ages for energy control, the control reserve is set to
25 % (kc = 1:25). With respect to applicable grid
standards, a grid reserve of 10 % is provided by
kg = 1:1. Fig. 3 shows the required cell voltage
VC as a function of the number of cells according
to eq. (3). A number of cells of 6 or lower would
require metal-oxide-semiconductor-field-effect tran-
sistors (MOSFETs) with blocking voltages of at least
VDSS = 200 V. A number of cells between 6 and 11
allows the use of MOSFETs with a blocking voltage
of VDSS = 100 V, while for 12 or more cells a block-
ing voltage of VDSS = 60 V is sufficient. Taking into
account the high availability and low costs of 60 V-
MOSFETs, the limited dimensions of a PCB layout
as well as the impact on the harmonic content of the
output voltage, the number of cells is chosen to be
n = 12.
2.3. DC-link capacitance
In comparison to converter topologies with a com-
mon DC-link, the DC-link capacitors of CHB con-
verters carry the full output current containing a
fundamental frequency component. This leads to
a significant energy pulsation in the phase arms. To
allow the compensation of fundamental frequency
reactive power in addition to the mitigation of cur-
rent harmonics, the cell voltage deviation resulting
from the fundamental frequency load current of the
VS-CHB-AF has to be considered. Since the VS-
CHB-AF has no DC-link supplies, a limitation of the
cell voltage deviation can only be achieved by the
cell capacitances.
Fig. 4 shows the schematic waveforms of the ac-
tive filter considering the operation connected to a
400 V−grid. Due to the power factor of cos(’) = 0,
when neglecting the power losses of the VS-CHB-AF,
the voltage vaf;1 and the current iaf;1 have a phase
shift of 90 degree. It is seen that the resulting phase-
leg voltage deviation ∆VC;
P is alternating with dou-
ble the fundamental frequency. The duration be-
tween the minimum and maximum cell voltage thus
corresponds to a quarter fundamental period. The






determined by the output voltage, where the inte-
ger part of n∗(t) is the number of static active cells
and the real part corresponds to the duty cycle of
a single switching cell within one sampling period.






















Fig. 4: Schematic waveforms of the voltage vaf;1, the
current iaf;1 and the voltage deviation ∆VC;
P















where v̂af;x is the amplitude of the reference output
voltage and T is the fundamental period duration.
It has to be noted that the charging current of the
cell capacitances is equal to the sinusoidal output
current iaf;x , similarly charging each active cell and


















iaf;x(t) · vaf;x(t) dt (8)
as a function of the number of cells n, the cell voltage
VC, the cell voltage deviation ∆VC, the phase-leg out-
put current iaf;x and active filter output voltage vaf;x .
A dimensioning according to eq. (8) requires an even
distribution of the voltage pulsation within all cells of
a phase-leg, which can be ensured with widely used
sorting algorithms.
Fig. 5 shows the resulting cell capacitance accord-
ing to eq. (8) as a function of the relative cell volt-
age deviation and the output current. It is seen that
higher cell voltages allow lower cell capacitances at
the same output current and voltage pulsation, since
a reduced number of active cells according to (4) re-
quires a lower cell capacitance to achieve the same
effective capacitance according to (6). Taking into
account the limited PCB size and the optimization
of power density and output voltage quality, the cell
voltage is set to VC = 40 V, corresponding to the
upper limit for the application of 60 V−MOSFETs
in Fig. 3. To achieve a high output voltage quality
and converter utilization, the maximum relative cell
voltage pulsation ∆VC=VC is chosen to be 10 %. Due
to the high number of cells n = 12 that have to
be placed on a single PCB, the maximum cell ca-
pacitance is limited by the dimension of electrolytic
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Fig. 5: Cell capacitance C as a function of the relative
voltage pulsation ∆VC=VC and the current ampli-
tude îaf;x
to C = 6 mF, leading to a maximum output current
of îaf;x = 25 A and a three-phase output power of
Saf = 12 kVA. According to (5), the average active
cells are found by n = 5:2, corresponding to less
than half of the total number of cells. The resulting
voltage reserve ensures three-phase energy control
and voltage balancing using common mode voltages
and sorting algorithms.
2.4. PCB Design
Fig. 6 shows the developed PCB of a 25L-CHB-AF
phase-leg, achieving a power density of 4:1kWl . It
is equipped with a Field Programmable Gate Ar-
ray (FPGA) unit based on the MAX10-family of IN-
TEL. To ensure an accurate voltage balancing, the
MAX10 receives the measurement signals of the
twelve cell voltages and the phase-leg output cur-
rent. Since the cells are galvanically isolated, the
measurement is carried out with the isolated Delta-
Sigma Analogue-Digital Converter (ADC) AMC1204
by TEXAS INSTRUMENTS. For this reason, only one
1-bit data-stream per cell has to be evaluated by
the MAX10. The measurement of the output current
is performed using the current sensor LAX 100-NP
by LEM. To avoid potential interference of the ana-
Fig. 6: Designed 25L-CHB-AF phase-leg
log signal, the ADC (ADS8661 by TEXAS INSTRU-
MENTS) is placed directly next to the current sensor.
The communication of the MAX10 with a superor-
dinate control unit is provided by a digital interface
via ribbon cables. Alternatively, this communication
can also take place via optical fibers via an external
PCB that can be connected to the terminals of the
ribbon cables. The galvanic isolation required for
the communication with the CHB cells is provided
by the ISOW7841FDWER by TEXAS INSTRUMENTS.
Since adjacent cells can use a common isolated
DC/DC-Converter, a reduction of the required con-
verter volume is achieved.
For the heat sink design, the power losses of the
used MOSFETs (SQJQ960EL by VISHAY) were cal-
culated according to [21]. Taking the thermal conduc-
tivity of the PCB into account – since the MOSFETs
are placed on the bottom side of the PCB under
the heat sinks – the maximum permissible thermal
resistance still allows the use of passively cooled
heat sinks.
3. Experimental Results
Experimental results are carried out using the test-
bench setup according to Fig. 8. The demonstra-
tor uses filter inductors with an inductance of 1 mH
(7:9 %) for the converter and grid-side inductances
Lf;c and Lf;g, respectively, and a transformer with a
voltage ratio of 200 V=400 V for the grid connection.
The active filter uses one 25L-CHB-AF PCB per
phase-leg, as shown in Fig. 6, and is operated
with a cell voltage of VC = 15 V due to the trans-
former ratio. Due to a limited computing power of
the signal processing unit, the active filter switch-
Fig. 7: Two-level converter (2L-VSC)
ing frequency is chosen to be fsw;af = 12 kHz. If
required in certain applications, this frequency can
be further increased, e.g. by outsourcing control
tasks to the FPGA units [22]. The two-level voltage
source converter (2L-VSC) used as grid-connected
power converter is shown in Fig. 7. It uses the
silicon insulated-gate bipolar transistor (Si-IGBT)
FS75R12KT4 B15 from INFINEON with a collector-
Tab. 1: Parameters of the hybrid converter demonstrator
Parameter Symbol Value
System Power Sr 10 kVA
base Voltage Vr 200 V
values Current Ir 28:3 A
Power IGBT voltage rating VCES 1:2 kV
converter IGBT current rating IC;nom 75 A
DC-link voltage Vdc 350 V
DC-link capacitance Cdc 200 µF
Switching frequency fsw;pc 3 kHz
Active MOSFET volt. rat. VDS 60 V
filter MOSFET curr. rat. ID 36 A
Cells per phase-leg n 12
Cell voltage VC 15 V
Cell capacitance Caf 6 mF
Switching frequency fsw;af 12 kHz
Filter Inductance Lf;c=g 1 mH
Inductors Inductance (p.u.) L′f;c=g 7:9 %
Resistance Rf;c=g 48 mΩ
Transf. Voltage ratio vt 0.5
Grid Voltage Vg 400 V























Fig. 8: Configuration of the testbench setup used for experimental verification of the desgined 25L-CHB-AF
emitter voltage of VCES = 1:2 kV and a continuous
DC-current IC;nom = 75 A. In addition, the converter
platform includes the DC-link, gate drivers and a
MAX10 based FPGA unit. The 2L-VSC is operated
with a DC-link voltage of Vdc = 350 V and a switching
frequency of fsw;pc = 3 kHz. All relevant parameters
of the testbench setup are summarized in Tab. 1.
Fig. 9 shows the experimental results of the pro-
posed 25L-CHB-AF. Due to the low switching fre-
quency and the two-level voltage shown in Fig. 9(a),
the 2L-VSC output current in Fig. 9(b) has consider-
able switching frequency current harmonics. As a
consequence, the total harmonic distortion (THD) of





































































Fig. 9: Experimental results of the grid-connected hybrid converter demonstrator measured with KEYSIGHT’s
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Fig. 10: Harmonic current spectra for îg = 20 A with the fundamental frequency f1 = fg = 50 Hz and the harmonic
frequency f =  · f1
current of îg = 20 A. Since the designed 25L-CHB-
AF has a high number of voltage levels, the active
filter voltage in Fig. 9(c) is nearly sinusoidal. Accord-
ing to eq. (1), this allows a nearly sinusoidal grid
current shown in Fig. 9(f) with a THD of only 2:1 %.
Due to KCL in eq. (2), the active filter current in
Fig. 9(d) corresponds to the difference between grid-
and power converter current, given by the switch-
ing frequency current ripple of the 2L-VSC and a
small fundamental current for loss compensation of
the 25L-CHB-AF. This is illustrated by the harmonic
spectra shown in Fig. 10: The active filter mitigates
the switching frequency current harmonics of the
power converter at the carrier frequency of 3 kHz.
It is noteworthy that harmonics with a multiple fre-
quency of the carrier frequency (6 kHz,9 kHz,. . . ) are
also eliminated by the active filter. Since the 25L-
CHB-AF is operated with symmetrical sampling at a
sampling frequency of
fs;af = fsw;af = 12 kHz ; (9)
the mitigated current harmonics with frequencies





= 6 kHz : (10)
This can only be achieved by using a voltage-source
active filter, since this configuration does not require
measurement and control of high-frequency current
harmonics. Thus, harmonics with significantly higher
frequencies can be mitigated compared to commer-
cially available active filters [7] or the use of multi-
level converters in conventional shunt active filter
configurations [19]. As a result, the proposed ac-
tive filter configuration shows promising potential
as an alternative to conventional filter systems for
grid-connected power converters.
4. Conclusion
This contribution presents a VS-CHB active filter
for the mitigation of high-order grid harmonics in
the kilohertz range. The PCB-based converter de-
sign is carried out considering the trade-off between
voltage quality and power density, leading to a 25-
Level output voltage and a power density of 4:1kWl .
As shown by experimental results, the proposed
active filter configuration allows the mitigation of
converter-induced current harmonics up to a fre-
quencies larger than its Nyquist frequency of 6 kHz.
Compared to conventional active filters, there is a
significant increase in the compensated frequency
range far into the switching frequency range of grid-
connected power converters.
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